

8-bit serial-in/serial or parallel-out shift register with output latches; 3-state

Description:

74HC595 is a high-speed silicon gate CMOS device with pins compatible with low-power Schottky TTL circuits (LSTTL). It complies with JEDEC standard No.7A. It consists of eight serial shift registers with storage registers and three state outputs. The shift register and storage register have separate clocks. Data in shift clock SH_ When the rising edge of CP arrives, shift transmission is performed, while the storage clock ST_ When the rising edge of CP arrives, it is transferred from the shift register to the storage register. If two clocks are connected together, the data on the shift register is always one clock pulse ahead of the storage register. The shift register has a serial input (DS) and a cascaded serial output (Q7 '), as well as an asynchronous reset (effective at low levels). The storage register has an eight bit parallel bus driver output with a three state output. When the output enable end (OE) is at low level, the output end is normal output. Conversely, when OE is at high level, the output is in high resistance off state.

Features: Application:

-Eight bit serial input -serial parallel conversion

-Eight bit serial or parallel output -Remote control memory retention

-Shift output frequency ESD protection function device

at 100MHz (typical value)

-A storage register with a three state output and


a shift register with direct zeroing

Absolute Maximum Ratings

parameter	symbol	Test conditions	min	max	unit
supply voltage	Vcc		-0.5	7	V
Input diode current	lıĸ	VI<-0.5V or VI>Vcc+0.5V	-	±20	mA
Output diode current	Іок	Vo<-0.5V or Vo>Vcc+0.5V	-	±20	mA
Output pouring		-0.5V <vo<vcc+0.5v< td=""><td></td><td></td><td></td></vo<vcc+0.5v<>			
current or pulling	lo	Q' standard output	ı	±25	mA
current		Q0~Q7 bus drive output	-	±35	mA
Vcc, GND current	ICC, IGND		-	±70	mA
storage temperature	Tstg		-65	150	$^{\circ}$
consumption	Ptot	Tamb=-40 to 125℃	-	500	mW



Pin Assignment:



DIP/SOP16

pin no.	symbol	function description
1	Q1	Parallel output terminal
2	Q2	Parallel output terminal
3	Q3	Parallel output terminal
4	Q4	Parallel output terminal
5	Q5	Parallel output terminal
6	Q6	Parallel output terminal
7	Q7	Parallel output terminal
8	GND	grounding (0V)
9	Q7'	Serial output terminal
10	MR	Main reset (effective at low level)
11	SH_CP	Shift register clock input
12	ST_CP	Memory register clock input terminal
13	ŌĒ	Output enabling terminal (effective at low level)
14	DS	Serial input terminal
15	Q0	Parallel output terminal
16	Vcc	power supply



menubar

	iı	nput	·		ou	tput	
SH_CP	ST_CP	ŌĒ	MR	DS	Q7′	Qn	function
×	×	L	L	×	L	n.c	MR only resets the shift register when the power level is low
×	1	L	L	×	L	L	Shift register transfers null values to storage registers
×	×	Н	L	×	L	Z	Clear the shift register to zero; Parallel output in high resistance off state
↑	×	L	н	н	Q6'	n.c	The logic high level is transmitted from the input to the shift register of segment 0; The data of all shift registers is sequentially transmitted under the action of the shift clock
×	1	Ĺ	Н	×	n.c,	Qn'	All shift register data is transmitted to the corresponding storage registers under the action of the storage clock
1	1	L	Н	×	Q6'	Qn'	The shift register is sequentially passed back; Simultaneously shifting the register to transfer the previous state to the corresponding storage register and output

Note: H=high level L=low level falling edge rising edge Z=high resistance closed state n.c.=no change X=irrelevant quantity

function diagram




Figure 3 Functional Diagram



logic diagram




Figure 4 Logic Diagram

Timing Diagram




Figure 5 Timing Chart



DC parameters (ambient temperature: -40~+125 ; all typical values are tested at 25)

parameter	symbol	Test conditi		min	typ	max	unit
	-	condition	Vcc (V)	1.5	1.2		V
High Level Input Voltage	VIH		4.5	3.15	2.4	_	V
riigii Level ilipat voltage	VIII		6	4.2	3.2	_	V
			2	-	0.8	0.5	V
low level input voltage	VIL		4.5	_	2.1	1.35	V
ion level input voltage	7.12		6	-	2.8	1.8	V
		VI=VIH or VIL					<u> </u>
		965C-08	2	1.9	2	-	V
		All outputs	4.5	4.4	4.5	-	V
		lo=-20uA	6	5.9	6	-	V
high level output voltage	VOH	Q7'Standard output terminal lo=-4.0mA lo=-5.2mA	4.5 6	3.84 5.34	4.32 5.81	, ,	V
		Qn bus drive output lo=-6.0mA lo=-7.8mA	4.5 6	3.84 5.34	4.32 5.81		V V
		VI=VIH or VIL					
	VOL	All outputs lo=-20uA	2 4.5 6	- - -	0 0 0	0.1 0.1 0.1	V
Low Level Output Voltage		output terminal lo=-4.0mA lo=-5.2mA	4.5 6	-	0.15 0.16	0.33 0.33	V
		output lo=-6.0mA lo=-7.8mA	4.5 6	-	0.16 0.16	0.33 0.33	V
Input peak current	ILI	VI=Vcc or GND	6	_	-	±1	uA
Three state output high resistance current	loz	VI=VIH or VIL Vo=Vcc or GND	6	-	-	±5	uA
Static power supply current	lcc	VI=Vcc or GND lo=0	6	-	-	80	uA



ambient temperature:-40 ~+125

parameter	symbol	Test conditi		min	typ	max	unit
	33	Condition	Vcc (V)	1.5	-	_	V
High Level Input Voltage	VIH		4.5	3.15		_	V
High Level Input Voltage	VIII		6	4.2	-	_	V
			2	4.2		0.5	V
low level input voltage	VIL		4.5	_	_	1.35	V
low level input voltage	VIL		6	-	_	1.8	V
		VI=VIH or VIL	0			1.0	· · ·
			2	1.9	_	-	V
		All outputs	4.5	4.4	_	_	V
		Io=-20uA	6	5.9	_	-	V
high level output voltage	VOH	Q7'Standard output terminal lo=-4.0mA lo=-5.2mA	4.5 6	3.7 5.2		-	V
		Qn bus drive output lo=-6.0mA lo=-7.8mA	4.5 6	3.7 5.2		-	V V
		VI=VIH or VIL					
	VOL	All outputs Io=-20uA	4.5	-	-	0.1	V
Low Level Output Voltage		Q7'Standard output terminal lo=-4.0mA	4.5	×-	-	0.4	V
		Qn bus drive output Io=-6.0mA	4.5	-	-	0.4	V
Input peak current	ILI	VI=Vcc or GND	5.5	_	-	±1	uA
Three state output high resistance current	loz	VI=VIH or VIL Vo=Vcc or GND	5.5	-	-	±10	uA
Static power supply current	lcc	VI=Vcc or GND lo=0	5.5	-	-	160	uA



AC parameters (GND=0V; tr-tf-6ns; CL=50Pf)

ambient temperature: 25

parameter	symbol	Test condit	ions	min	tvn	max	unit
parameter	Syllibol	wave form	Vcc (V)	111111	typ	200200000000000000000000000000000000000	unit
Transmission delay time			2		52	160	ns
from SH_CP to Q7'		See Figure 6	4.5	-	19	32	ns
mem sri_er te qr	tPHL/tPLH		6	-	15	27	ns
ST CP to Qn transmission	Ci i i Ly Ci Ei i		2	-	55	175	ns
delay time		See Figure 7	4,5	-	20	35	ns
delay time			6	-	16	30	ns
Transmission delay time			2		47	175	ns
from MR to Q7 '	tPHL	See Figure 9	4.5	-	17	35	ns
momitme Q			6	-	14	30	ns
OE causes Qn terminal to			2	-	47	30	ns
transition from high	tPZH/tPZL	See Figure 10	4.5	-	17	150	ns
resistance state to enable output time	ti 211/ ti 21	See rigule 10	6	-	14	30	ns
OE enables the Qn			2	-	41	26	ns
terminal to output from		1 100	4.5		15	150	ns
enable to high resistance state time	tPHZ/tPLZ	See Figure 10	6	-	12	30	ns
Chift clock pulse width	tW	See Figure 7 See Figure 9	2	75	17	26	ns
Shift clock pulse width (high or low level)			4.5	15	6	1	ns
(flight of flow level)			6	13	5	ı	ns
Store clock pulse width			2	75	11	-	ns
(high or low level)			4.5	15	4	-	ns
(mgn or low level)			6	13	3	-	ns
Main reset pulse width			2	75	17	-	ns
(low level)			4.5	15	6	-	ns
(low level)			6	13	5	-	ns
Establishment time from			2	50	11	-	ns
DS to SH_CP		See Figure 8	4.5	10	4	-	ns
D3 t0 311_c1	tsu		6	9	3	-	ns
Establishment time from	tsu		2	75	22	-	ns
SH CP to ST CP		See Figure 7	4.5	15	8	-	ns
311_61 to 31_61			6	13	7	-	ns
DS to SH CP retention			2	3	-6	-	ns
time	th	See Figure 8	4.5	3	-2	-	ns
time			6	3	-2	-	ns
MP anables SH CD reset			2	50	-19	-	ns
MR enables SH_ CP reset time	trem	See Figure 9	4.5	10	-7	-	ns
UIIIC			6	9	-6	-	ns
Minimum clock pulce			2	9	30	-	MHZ
Minimum clock pulse width of SH_CP or ST_CP	fmax	See Figure 6,7	4.5	30	91	-	MHZ
width of Sti_Cr of St_Cr			6	35	108	-	MHZ



ambient temperature : -40 ~85

	accept for f	Test condit	ions	•			
parameter	symbol	wave form Vcc (V)		min	typ	max	unit
Transmission dalay time			2	ı	ľ	200	ns
Transmission delay time from SH CP to Q7'		See Figure 6	4.5	i	ī	40	ns
IIOIII 3H_CP to Q1	+DLII /+DI LI		6	ı	ı	34	ns
ST CD to On transmission	tPHL/tPLH		2	ī	1	220	ns
ST_ CP to Qn transmission delay time		See Figure 7	4,5	ı	ı	44	ns
delay time		10004	6	1	ī	37	ns
Transmission dalay time			2	ı	-	220	ns
Transmission delay time from MR to Q7 '	tPHL	See Figure 9	4.5	ī	1	44	ns
HOIH WIK LO Q1			6	ī	-	37	ns
OE causes Qn terminal to			2	ı	î	190	ns
transition from high	tPZH/tPZL	See Figure 10	4.5	1	-	38	ns
resistance state to enable		58559r	6	ı	î	33	ns
OE enables the Qn			2	1	-	190	ns
terminal to output from	tPHZ/tPLZ	See Figure 10	4.5	1	î	38	ns
enable to high resistance		_	6	-	-	33	ns
Chift aloak andaa midth	tW	See Figure 6	2	95	-	-	ns
Shift clock pulse width			4.5	19	-	-	ns
(high or low level)			6	16	-	-	ns
Store clock pulse width		See Figure 7	2	95	í	-	ns
Store clock pulse width (high or low level)			4.5	19	ī	-	ns
(flight of fow level)			6	16	ı	-	ns
Main reset pulse width		See Figure 9	2	95	ī	-	ns
Main reset pulse width (low level)			4.5	19	ı	-	ns
(low level)			6	16	1	-	ns
Establishment time from			2	65	ı	-	ns
DS to SH CP		See Figure 8	4.5	13	1	-	ns
D3 t0 3H_CF	tou		6	11	ı	-	ns
Establishment time from	tsu		2	95	1	-	ns
		See Figure 7	4.5	19	ı	-	ns
SH_CP to ST_CP		1745-02F	6	16	1	-	ns
DC to CH CD rotantion			2	3	-	-	ns
DS to SH_ CP retention time	th	See Figure 8	4.5	3	1	-	ns
ume			6	3	ī	-	ns
MD anables CLL CD reset			2	65	ï	-	ns
MR enables SH_ CP reset	trem	See Figure 9	4.5	13	-	-	ns
time		9	6	11	-	-	ns
Minimum alaskanda			2	4.8	-	-	MHZ
Minimum clock pulse	fmax	See Figure 6,7	4.5	24	-	-	MHZ
width of SH_CP or ST_CP			6	28	-	-	MHZ



ambient temperature : -40 ~125

	a wash a l	Test conditions		:	4		
parameter	symbol	wave form	Vcc (V)	min	typ	max	unit
Transmission delay time			2	-	-	240	ns
from SH CP to Q7'		See Figure 6	4.5	-	-	48	ns
IIOIII 311_CF to Q1	tPHL/tPLH		6	-	-	41	ns
ST CP to Qn transmission	tent/tetn		2	-	-	265	ns
delay time		See Figure 7	4,5	-	-	53	ns
delay time			6			45	ns
Transmission delay time			2	-	-	265	ns
from MR to Q7 '	tPHL	See Figure 9	4.5			53	ns
HOITI WIK to Q7			6	-	-	45	ns
OE causes Qn terminal to			2		-	225	ns
transition from high	tPZH/tPZL	See Figure 10	4.5	-	-	45	ns
resistance state to enable			6	-	-	35	ns
OE enables the Qn			2	-	-	225	ns
terminal to output from	tPHZ/tPLZ	See Figure 10	4.5	-	1	45	ns
enable to high resistance			6	ı	ı	35	ns
Chift aloak pulso width	tW	See Figure 6	2	110	-	-	ns
Shift clock pulse width			4.5	22	-	-	ns
(high or low level)			6	19	-	-	ns
Store clock mules width		See Figure 7	2	110	-	-	ns
Store clock pulse width			4.5	22	-	-	ns
(high or low level)			6	19	-	-	ns
Main recet pulse width		See Figure 9	2	110	-	-	ns
Main reset pulse width			4.5	22	-	-	ns
(low level)			6	19	-	-	ns
Establishment time from			2	75	-	-	ns
Establishment time from		See Figure 8	4.5	15	-	-	ns
DS to SH_CP	t a		6	13	-	-	ns
Establishment time from	tsu		2	110	1	-	ns
9000 T 8000 800 800 100 100 100 100 100 100 10		See Figure 7	4.5	22	ı	-	ns
SH_CP to ST_CP			6	19	1	-	ns
DC to CII CD materatica			2	3	-	-	ns
DS to SH_CP retention	th	See Figure 8	4.5	3	-	-	ns
time			6	3	-	-	ns
MD analylas CU CD			2	75	1	-	ns
MR enables SH_ CP reset	trem	See Figure 9	4.5	15	-	-	ns
time			6	13	-	-	ns
			2	4	-	-	MHZ
Minimum clock pulse	fmax	See Figure 6,7	4.5	20	-	-	MHZ
width of SH_CP or ST_CP			6	24	-	_	MHZ



AC waveform




Figure 6: The above figure shows the transmission delay time, shift clock pulse width, and maximum shift clock frequency from shift clock (SH_CP) to output (Q7 ')




Figure 7: The above figure shows the transmission delay time from storage clock (ST_CP) to output (Qn), storage clock pulse width, and establishment time from shift clock to storage clock




Figure 8: The above figure shows the establishment and retention time of DS input

Note: The shaded portion indicates that the input signal has no effect on the output at this time






Figure 9: The above figure shows the pulse width of the main reset (MR), the transmission delay time from the main reset to the output (Q7 '), and the reset time from the main reset to the shift clock (SH_CP)





Figure 10: The above figure shows the variation time of the three state output with the output enable end




Pin Assignment:

DIP16









Dimensions In Millimeters									
Symbol:	Min:	Max:	Symbol:	Min:	Max:				
Α	6.100	6.680	L	0.500	0.800				
В	18.940	19.560	а	1.524 TYP					
D	8.200	9.200	b	0.889 TYP					
D1	7.42	7.820	С	0.457	TYP				
E	3.100	3.550	d	2.540) TYP				
L	0.500	0.800							

SOP16





Dimensions In Millimeters									
Symbol :	Min :	Max:	Symbol :	Min :	Max:				
Α	1.225	1.570	D	0.400	0.950				
A1	0.100	0.250	Q	0°	8°				
В	9.800	10.00	а	0.420 TYP					
С	5.800	6.250	b	1.270 TYP					
C1	3.800	4.000							